Beginning of this page
Jump to content

Japan

Beginning of content
Current position

Home > News Room > Text > appendix

SX-8R Specifications

Single-node
Model Name A B
Central Processing Unit (CPU)
Number of CPUs 4 - 8 1 - 4
Logical Peak Performance 149.6G-299.2GFLOPS
136G-272GFLOPS
37.4G-149.6GFLOPS
34G-136GFLOPS
Peak Vector Performance 140.8G-281.6GFLOPS
128G-256GFLOPS
35.2G-140.8GFLOPS
32G-128GFLOPS
Main Memory Unit (MMU)
Memory Architecture Shared Memory
Capacity 32G-256B
32G-128GB
32G-128GB
16G-64GB
Peak Data Transfer Rate 563.2GB/s
512GB/s
281.6GB/s
256GB/s

Multi-node
Number of Nodes 2 - 512
Central Processing Unit (CPU)
Number of CPUs 8 – 4,096
Logical Peak Performance 299.2G-153,190.4GFLOPS
272G-139,264FLOPS
Peak Vector Performance 281.6G-144,179.2GFLOPS
256G-131,072GFLOPS
Main Memory Unit(MMU)
Memory Architecture Shared/distributed memory
Capacity 64GB-128TB
64GB-64TB
Peak Data Transfer Rate 288,358.4GB/s
262,144G/s
Internode Crossbar Switch (IXS)
Peak Data Transfer Rate 8,192GB/s x bidirectional


Return to Press Release


Readers are advised that the press releases and other information posted on this site are current only on their original publication date. Please note that such press releases and other information may now be outdated or rendered inaccurate due to passage of time or subsequent material changes in facts and circumstance.

End of content
End of this page
Top of this page